Dear Jeremy and others:

This is a report on room-temperature results of the first set of wafers that Jeremy sent to us for testing.

### 1 Summary of Results

In general, they look quite promising. The positive aspects of the data include:

- 1. Except where noted below, the leakage is typically below a few hundred fA.
- 2. The devices have good modulation, when acting as MOSFETs. For the devices with upper gates,  $I_{\rm on}/I_{\rm off}\approx 10^6$  for the upper gate, and  $I_{\rm on}/I_{\rm off}\approx 10^4$  for the lower gates.

The problems with these devices include:

- In the 3G devices, the lower gates are typically all shorted to each other. We believe this problem has a simple solution: to stagger the lower gates geometrically.
- 2. Two out of the 4 SD-EL devices had leakage or were shorted between lower gates, upper gate, and the channel. On the other hand, two of the devices looked just fine. (It may be that the problematic leakages are parallel paths to back gate).

3. The most troubling problem: the back gate seems to be shorted to many of the leads (S, D, UG, LG-x) on the top of the chip. Also, after increasing the voltage on the back gates, this shorting problem seems to get worse. We believe that this also has a simple explanation: the BOX was etched away in the overlap regions.

The first page after the text has a handwritten summary of the devices. The first four columns denote whether or not the source current  $I_{\rm S}$  equals the drain current  $I_{\rm D}$ ; this test shows whether or not there is leakage to the channel. The next column, "BG", denotes leakage to the back gate BG. The next four columns denote leakage to the upper gate "UG", and to the three lower gates, "LGD", "LGC", "LGS". The last four columns, "control", indicate the ability of the four gates to control the current, in terms of  $I_{\rm on}/I_{\rm off}$ .

#### 2 Definitions

The next page has the overall layout of the wafer, with 30 dies. Please note that row 6 has a bunch of diagnostic devices; for the other five rows, all five columns are nominally identical. The dies are numbered left to right in each column, and then from top to bottom. For instance, row three column 1 is die number 11. We will concentrate on rows 3,4 and 5, which have in common the standard three gate device 3G, the attempt at a high temperature device HT, and the shuttle device SD part of which is another 3G. Going from row 3 to row 4 to row 5, in the 3G and the SD-EL devices, the fabrication pitch (width of lower gates, spacing between lower gates) gets larger so the devices

should get more reliable.

The next 3 pages have simple schematics of the layouts in rows 3,4, and 5. These won't give you all of the details, but should allow you to get the general idea of the layout for each row.

#### 3 Electrical Results - Devices with UG

#### 3.1 Die 17 device 3G

This device is from row four; the next page shows a micrograph of the devices on die 16 (in the same nominally identical row) with etched crystalline Si channel and poly-Si lower gates. The upper gate was put on later.

The next page shows a measurement of the device as a function of the upper gate voltage. Please see the page following this for the values of the parameters used. Note that the data file name is "Aug3\_10"; this name can be found above the top of the graph, and is also used to define the values of the parameters. The measurement system defines current to be positive if it is flowing into the device, and negative if it is flowing from the device back into the measurement system. In order to plot things on a logarithmic vertical scale, I have taken the absolute value of all currents.

Please note the following:

- 1. The noise floor of the measurement system is a few tens of fA.
- 2. The source current and the drain current are equal; this indicates no leakage to the channel.

- 3. The upper gate and the lower gate nearest to the drain LG-D both have quite small currents, less than about 100 fA, over most of the range.
- 4. The upper gate controls the current quite well, with a ratio  $I_{\rm on}/I_{\rm off} \approx 10^6$ .

The next three pages, Aug3\_20, Aug3\_21, Aug3\_22, show the dependence of the currents on all three of the lower gates. In general, the lower gates also control the current in the channel, although with a weaker dependence. Note that the current through two of the three lower gates is very high; this is because those two lower gates are shorted together. The next page shows a compilation of the dependence of the drain current on each of the three lower gates; the dependence is quite similar for all three. Note however, that to some extent this is not showing only the uniformity of the gates, because two of the gates are shorted together. However, in general the effect of the lower gates was quite homogeneous for all devices, including ones where the lower gates were not shorted together.

#### 3.2 Die 17 device SD-EL

This device is the one entitled "SD2 top" in the micrograph. The next page shows Aug4\_5, which shows the dependence on the upper gate; again, please refer back to the Table for voltage parameters.

The next page shows Aug4\_13, which shows the dependence on lower gate LG-D. Again, the control of the channel current by the lower gate is quite good, similar to the 3G device. In contrast to the 3G device, the leakage from the lower gate is very low, below 100 fA except when  $|V_{\text{LG-D}} - V_{\text{UG}}| > 5V$ .

An obvious question is: why is the leakage in the SD device so much better than in the 3G? We believe that this is evident in the micrograph: for "3G40", the three lower gates all come from the same side; in other photographs not shown, it is clear that there is sometimes leftover poly-Si bridging between three gates with a similar geometry. In contrast, for "SD2 top", the three lower gates are staggered; in all staggered geometries, we have seen good isolation in the micrographs between the lower gates. Thus, we intend to stagger lower gates for all devices in the future.

#### 3.3 Die 23 device HT

In general, I had quite a difficult time getting the HT device to function. This is because the HT device does not have an upper gate, and so in order to turn it on, we have to use the back gate. In general, I found the back gate was shorted or leaked to many of the other pins on the die. For the HT device, see the micrograph on the next page.

However, I was able to use the back gate effectively, and thus to get the HT device to function, by unshorting all of the other pins on the die. The next page, Aug19\_40, shows the dependence on back gate voltage. The drain current shows reasonably good modulation by the back gate. In contrast, it is clear that the back gate is leaking to the source. The next page, Aug19\_42, shows the dependence on one of the two lower gates, LG-D. Again, the drain current shows reasonable modulation by the lower gate.

#### 3.4 Back gate leakage

In general, I found that the back gate was leaking or shorted to many of the pins on the die; currents ranged from pA up to tens of  $\mu$ A. The next page, Aug19\_15, is from die 22 device HT. It shows that, with all pins unshorted except the three for which I was measuring the current, the total leakage out of the back gate over the range from -5 to +5 V was less than 10 pA. By repeatedly shorting and unshorting various pins, I determined that a single pin on the die, # 3, was the dominant connection to the back gate. With this pin shorted, the current out of the back gate ranged up to 10  $\mu$ A; with this pin unshorted but 22 other pins on the die connected, the current was less than 30 pA over the range from -5 to +5 V.

This allowed me to test the back gate control of device 3G on this die; the back gate did indeed control the channel current. However, I then tested the back gate over a wider range from -10 to +10 V, at which point the back gate started leaking to other pins on the die!

I can sum up the observations about the back gate:

- 1. The back gate in general leaks to or is shorted to many of the pins connected to the devices on top of the die. The current ranges from pA up to tens of  $\mu$ A. Note that there is 200 nm of buried oxide in this SOI wafer; the wafer was produced by the thermal bonding technique, not the oxygen implantation technique.
- 2. With many other pins unshorted, if the leakage from the back gate is reduced to an acceptable level, the back gate can indeed modulate channel currents.

- 3. When I increased the range of back gate voltages, starting at [-5, +5] and ending at [-10, +10], new leakage paths were opened between the back gate and other pins on the top of the die.
- 4. The pins to which the back gate leaks are not consistent from one die to another; the placement and number of pins seems to be random, although I did not do a very comprehensive test of this.

#### 4 Electrical Results - Device without UG

Some of the wafers did not have an upper gate layer deposited; the device ended with the lower gate and passivation oxide on the lower gates. I briefly tested a couple of items on one device, and saw that the general characteristics were identical with those in the wafer with an upper gate.

#### 4.1 Die 18 device 3G


This device was similar to the one shown previously; in particular, the lower gates are indeed shorted together.

#### 4.2 BG leakage


Again, the results are similar. The back gate is connected with what appears to be a random distribution to various pins on the top of the die. In particular, the next two sets of data (Aug22\_20 and Aug22\_18) illustrate the effect of just one pin: the first set of data has pin 9 shorted; there is a large current from BG, and the source-drain current does not look reasonable. The second


set of data has pin 9 unshorted; there is a much smaller current from BG, and the source-drain current is modulated by about one order of magnitude, and there does not appear to be any leakage to the channel.


When I repeated the first set of data, but with the wirebond connecting the post on the chip mount to the pad on the chip, I saw that the leakage from the back gate was much lower (less than 1 pA). This confirmed that the leakage is indeed within the device, and not through the chip mount.





# Die allotment (from Neil 4/06) 10 of 28












Die 16 HT40

Die 16 SD2 top



documents\Wahl\micrographs\R1 .7 after LG etch and XR strip

Die 16 3G40


Aperture Size = 30.00 µm ESB Grid = 1500 V

EHT = 5.00 kV Pixel Size = 1.3 nm


Die 16 SD2 bottom


Signal A = InLens Date: 18 May 2006

Signal B = InLens Time: 13:47:10



### 20060803 16:11:45







[-1.5, +1.5] means a scan over that range; sh means the pin is shorted. In most measurements, all other pins (18 total) are shorted.


filename	D	S	UG	LG-D	LG-C	LG-S	BG	
Aug3_10	"+ 10 mV	0	[-1.5, +1.5]	0	sh	sh	sh	
Aug3_20	"+ 10 mV	0	"+ 0.5 V	[-4.0, +0.5]	sh	sh	sh	
Aug3_21	"+ 10 mV	0	"+ 0.5 V	sh	[-4.0, +0.5]	sh	sh	
Aug3_22	"+ 10 mV	0	"+ 0.5 V	sh	sh	[-4.0, +0.5]	sh	
Aug4_5	"+ 10 mV	0	[-1.5, +2.0]	0	sh	sh	sh	
Aug4_13	"+ 10 mV	0	"+ 0.5 V	[-5.0, +0.5]	sh	sh	sh	
Aug19_40	"+ 10 mV	0	sh	"+ 1.0	floating	floating	[-2, +2]	all other pins floating
Aug19_42	"+ 10 mV	0	sh	[-5, +1]	floating	floating	"-1.0	all other pins floating
Aug19_15	0	0	0	floating	floating	floating	[-5, +5]	all other pins floating
Aug22_20	"+10 mV	0	none	0	floating	floating	[-1, +2]	pins 1-8 unshorted
Aug22_18	"+10 mV	0	none	0	floating	floating	[-1, +2]	pins 1-9 unshorted


### 20060803 17:15:23






### 20060814 15:50:39






### 20060814 15:51:53


run 2,50, Aug3\_22 plotted using bin/DATAPLOT/do\_I\_all\_param.plot






### 20060804 14:43:10


run 2,50, Aug4\_5 plotted using bin/DATAPLOT/do\_L\_all\_param.plot






Die 17 HT40


Die 17 SD2 top






Die 17 3G40

Die 17 SD2 bottom




### 20060804 14:47:14

run 2,50, Aug4\_13 plotted using bin/DATAPLOT/do\_I\_all\_param.plot





## 20060821 13:54:45

run 2,50, Aug19\_40 plotled using bin/DATAPLOT/do\_I\_all\_param.plot





#### 20060821 13:57:25






#### 20060822 10:42:08






#### 20060823 13:48:49

run 2,50, Aug22\_20 plotled using bin/DATAPLOT/do\_I\_all\_param.plot



### 20060823 13:49:21

run 2,50, Aug22\_18 plotled using bin/DATAPLOT/do\_I\_all\_param.plot



#### 5 Cross-sectional Results

#### 5.1 fine area of 3G device

Please see the micrographs in the next five pages. On the left side is a purple line indicating where the cross-sectional cut is made (this graph is without the upper gate). We can see the following:

**BOX** swells slightly near edge of SOI


- **LG** 1. fingers look well-formed when not on top of SOI wire
  - 2. near or on top of wire, they get narrower and much thicker this is not understood.


**UG** this looks good, fills in well around and between LG's.

In the three micrographs after this, we can see the overlap regions. These are regions where we have etched away the oxide on top of the UG, LG and SOI in order to make contact to the deposited metal.


The etching step is 90 seconds of 6:1 buffered oxide etch (BOE). Clearly, this step is way too aggressive, because it has etched away the BOX completely in some places, and partially in others. We will not perform this same etching step in the future.


We also note that the LG is either pitted or etched away completely in these areas, which may be a result of the UG etch, if the thermal oxide on the LG did not form a good protective layer. Note for the future: the new, CMOS-dedicated CL<sub>2</sub> etcher will never have F-based etching gasses in it; this may alleviate the problem of attacking the LG during the UG etching step.








Zimmer-PC:\C:\Neil\project documents\Fabrication outside\JW 1\06\_11 cross-sectional results I





















# JW 1.7 Die 8 HT





11/29/2006 2:26 PM

metal

Zimmer-PC:\C:\Neil\project documents\Fabrication outside\JW 1\06\_11 cross-sectional results I

# JW 1.7 Die 8 HT





# JW 1.7 Die 8 HT

